高速數(shù)字輸入\輸出(I/O)卡

經(jīng)RS422/485傳輸每秒達(dá)80M，經(jīng)ECLI/O傳輸每秒達(dá)200M，經(jīng)PCI總線傳輸每秒達(dá)132M，緩存，512K

生產(chǎn)廠商： 迪陽(yáng)公司代理 產(chǎn)品型號(hào)： PCI-HPDI32A
產(chǎn)品簡(jiǎn)介： 經(jīng)RS422/485傳輸每秒達(dá)80M，經(jīng)ECLI/O傳輸每秒達(dá)200M，經(jīng)PCI總線傳輸每秒達(dá)132M，緩存，512K

售價(jià)：￥0

Features

80 Mbytes per second (max) input transfer rate via the front panel connector (RS422/485 differential I/O transceivers)
200 Mbytes per second input transfer rate via the front panel connector (Pseudo ECL I/O transceivers)
132 Mbytes per second PCI transfer rate in burst mode.
A single board can interface to a wide variety of external high-speed devices.
"Deep FIFO buffers" (up to 512 Kbytes) allow data bursts to be transferred over the PCI bus independent of transfers over the cable.
32-Bit data transfers on the PCI bus
On-board cable controller, FIFOs, and DMA engine provide for continuous data transfer capability.
Data input/output clock rate up to 20 MHz (50 MHz max PECL)
Data input/output width of 32 bits
"Program-and-forget" DMA engine handles D32 transfers, also DMA Chaining · Interrupts available upon DMA-completion, FIFO status, cable status,
frame-valid and line-valid
External interrupt input line
7 bi-directional signals can be

	Description

The PCI-HPDI32A board is a fast and flexible bi-directional 32-bit digital I/O board that transmits and receives data up to 80 Mbytes (differential I/O) or up to 200 Mbytes (Pseudo ECL I/O) per second. The board is use-ful as a general-purpose DMA interface to a variety of external peripherals. The DMA engine is capable of transferring data to/from Host memory using D32 block transfers, while the FIFO memory (up to One Mbyte of total FIFO) provides continuous transmission of data without interrupting the DMA transfers or requiring intervention from the Host CPU.

The board has 7 bi-directional programmable handshake lines and eight pre-configured software selectable interface protocols to allow easy interfacing to most digital I/ O peripherals. Available transceivers are RS485/422 and PECL. For TTL and LVDS transceiver versions, please see the PCI64-HPDI32ALT.

北京迪陽(yáng)世紀(jì)科技有限責(zé)任公司版權(quán)所有 ? 2008 - 2018 著作權(quán)聲明
010-62156134 62169728 13301007825 節(jié)假日:13901042484 微信號(hào):sun62169728
地址：北京市西城阜外百萬(wàn)莊扣鐘北里7號(hào)公寓
E_mail:[email protected] 傳真: 010-68328400
京ICP備17023194號(hào)-1 公備110108007750